## Description

The 9DBL0442 / 9DBL0452 devices are 3.3V members of IDT's Full-Featured PCle family. The 9DBL0442 / 9DBL0452 supports PCle Gen1-4 Common Clocked (CC) and PCle Separate Reference Independent Spread (SRIS) systems. It offers a choice of integrated output terminations providing direct connection to $85 \Omega$ or $100 \Omega$ transmission lines. The 9DBL04P2 can be factory programmed with a user-defined power up default SMBus configuration.

## Recommended Application

PCle Gen1-4 clock distribution for Riser Cards, Storage, Networking, JBOD, Communications, Access Points

## Output Features

- 4-1-200 MHz Low-Power (LP) HCSL DIF pairs
- 9DBL0442 default Zout $=100 \Omega$
- 9DBL0452 default Zout $=85 \Omega$
- 9DBL04P2 factory programmable defaults
- Easy AC-coupling to other logic families, see IDT application note AN-891


## Key Specifications

- PCle Gen1-2-3-4 CC compliant in ZDB mode
- PCle Gen2 SRIS compliant in ZDB mode
- Supports PCle Gen2-3 SRIS in fan-out mode
- DIF cycle-to-cycle jitter < 50ps
- DIF output-to-output skew < 50ps
- Bypass mode additive phase jitter is 0 ps typical rms for PCle
- Bypass mode additive phase jitter 160 fs rms typ. @ 156.25M (1.5M to 10M)


## Features/Benefits

- Direct connection to $100 \Omega$ (xx42) or $85 \Omega$ (xx52) transmission lines; saves 16 resistors compared to standard PCle devices
- 132 mW typical power consumption in PLL mode; eliminates thermal concerns
- SMBus-selectable features allows optimization to customer requirements:
- control input polarity
- control input pull up/downs
- slew rate for each output
- differential output amplitude
- output impedance for each output
$-50,100,125 \mathrm{MHz}$ operating frequency
- Customer defined SMBus power up default can be programmed into P2 device; allows exact optimization to customer requirements
- OE\# pins; support DIF power management
- HCSL-compatible differential input; can be driven by common clock sources
- Spread Spectrum tolerant; allows reduction of EMI
- Pin/SMBus selectable PLL bandwidth and PLL Bypass; minimize phase jitter for each application
- Outputs blocked until PLL is locked; clean system start-up
- Device contains default configuration; SMBus interface not required for device operation
- Three selectable SMBus addresses; multiple devices can easily share an SMBus segment
- $5 \times 5 \mathrm{~mm}$ 32-VFQFPN package; minimal board space


## Block Diagram



[^0]
## Pin Configuration



32-pin VFQFPN, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch
$\wedge$ prefix indicates internal 120KOhm pull up resistor
$\wedge v$ prefix indicates internal 120 KOhm pull up AND pull down resistor (biased to VDD/2)
v prefix indicates internal 120KOhm pull down resistor

## SMBus Address Selection Table

|  | SADR | Address | $\boldsymbol{+}$ |
| :---: | :---: | :---: | :---: |
| State of Sead/Write bit |  |  |  |
|  | 0 | 1101011 | x |
|  | M | 1101100 | x |
|  | 1 | 1101101 | x |

## Power Management Table

| CKPWRGD_PD\# | CLK_IN | SMBus <br> OE bit | OEx\# Pin | DIFx/DIFx\# |  | PLL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | True O/P |  |  |  |  |
| 0 | $X$ | $X$ | $X$ | Low $^{1}$ | Low $^{1}$ | Off |
| 1 | Running | 1 | 0 | Running | Running | On $^{3}$ |
| 1 | Running | 1 | 1 | Disabled $^{1}$ | Disabled $^{1}$ | On $^{3}$ |
| 1 | Running | 0 | $X$ | Disabled $^{1}$ | Disabled $^{1}$ | On $^{3}$ |

1. The output state is set by B11[1:0] (Low/Low default)
2. Input polarities defined as default values for $x x 42 / x x 52$ devices.
3. If Bypass mode is selected, the PLL will be off, and outputs will be running.

## Power Connections

| Pin Number |  | Description |
| :---: | :---: | :---: |
| VDD | GND |  |
| 4 | 33 | Input receiver analog |
| 11 | 8 |  |
| 15,25 | 33 | DIF outputs |
| 21 | 33 | PLL Analog |

## PLL Operating Mode

| HiBW_BypM_LoBW\# | MODE | Byte1 [7:6] <br> Readback | Byte1 [4:3] <br> Control |
| :---: | :---: | :---: | :---: |
| 0 | PLL Lo BW | 00 | 00 |
| M | Bypass | 01 | 01 |
| 1 | PLL Hi BW | 11 | 11 |

## Pin Descriptions

| Pin\# | Pin Name | Type | Pin Description |
| :---: | :---: | :---: | :---: |
| 1 | ^vHIBW_BYPM_LOB | LATCHED <br> IN | Tri-level input to select High BW, Bypass or Low BW mode. This pin is biased to VDD/2 (Bypass mode) with internal pull up/pull down resistors. See PLL Operating Mode Table for Details. |
| 2 | FB_DNC | DNC | True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin. |
| 3 | FB_DNC\# | DNC | Complement clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin. |
| 4 | VDDR3.3 | PWR | 3.3V power for differential input clock (receiver). This VDD should be treated as an Analog power rail and filtered appropriately. |
| 5 | CLK_IN | IN | True Input for differential reference clock. |
| 6 | CLK_IN\# | IN | Complementary Input for differential reference clock. |
| 7 | NC | N/A | No Connection. |
| 8 | GNDDIG | GND | Ground pin for digital circuitry |
| 9 | SCLK_3.3 | IN | Clock pin of SMBus circuitry, 3.3V tolerant. |
| 10 | SDATA_3.3 | I/O | Data pin for SMBus circuitry, 3.3V tolerant. |
| 11 | VDDDIG3.3 | PWR | 3.3V digital power (dirty power) |
| 12 | vOE0\# | IN | Active low input for enabling output 0. This pin has an internal 120kohm pull-down. 1 =disable outputs, $0=$ enable outputs |
| 13 | DIF0 | OUT | Differential true clock output |
| 14 | DIFO\# | OUT | Differential Complementary clock output |
| 15 | VDDO3.3 | PWR | Power supply for outputs, nominal 3.3V. |
| 16 | NC | N/A | No Connection. |
| 17 | DIF1 | OUT | Differential true clock output |
| 18 | DIF1\# | OUT | Differential Complementary clock output |
| 19 | vOE1\# | IN | Active low input for enabling output 1. This pin has an internal 120kohm pull-down. 1 =disable outputs, $0=$ enable outputs |
| 20 | NC | N/A | No Connection. |
| 21 | VDDA3.3 | PWR | 3.3V power for the PLL core. |
| 22 | DIF2 | OUT | Differential true clock output |
| 23 | DIF2\# | OUT | Differential Complementary clock output |
| 24 | vOE2\# | IN | Active low input for enabling output 2. This pin has an internal 120kohm pull-down. 1 =disable outputs, $0=$ enable outputs |
| 25 | VDDO3.3 | PWR | Power supply for outputs, nominal 3.3V. |
| 26 | NC | N/A | No Connection. |
| 27 | DIF3 | OUT | Differential true clock output |
| 28 | DIF3\# | OUT | Differential Complementary clock output |
| 29 | vOE3\# | IN | Active low input for enabling output 3. This pin has an internal 120kohm pull-down. 1 =disable outputs, $0=$ enable outputs |
| 30 | NC | N/A | No Connection. |
| 31 | ^CKPWRGD_PD\# | IN | Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal 120kohm pull-up resistor. |
| 32 | vSADR_tri | $\begin{gathered} \text { LATCHED } \\ \text { IN } \\ \hline \end{gathered}$ | Tri-level latch to select SMBus Address. It has an internal 120kohm pull down resistor. See SMBus Address Selection Table. |
| 33 | epad | GND | connect epad to ground. |

NOTE: DNC indicates Do Not Connect anything to this pin.

## Test Loads



Terminations

| Device | Zo $(\mathbf{\Omega})$ | Rs $(\mathbf{\Omega})$ |
| :---: | :---: | :---: |
| 9DBL0442 | 100 | None needed |
| 9DBL0452 | 100 | 7.5 |
| 9DBL04P2 | 100 | Prog. |
| 9DBL0442 | 85 | N/A |
| 9DBL0452 | 85 | None needed |
| 9DBL04P2 | 85 | Prog. |

## Alternate Terminations

The 9DBL family can easily drive LVPECL, LVDS, and CML logic. See "AN-891 Driving LVPECL, LVDS, and CML Logic with IDT's "Universal" Low-Power HCSL Outputs" for details.

## Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9DBL0442 / 9DBL0452. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | VDDx |  |  |  | 4.6 | V | 1,2 |
| Input Voltage | $\mathrm{V}_{\text {IN }}$ |  | -0.5 |  | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V | 1,3 |
| Input High Voltage, SMBus | $\mathrm{V}_{\text {IHSMB }}$ | SMBus clock and data pins |  |  | 3.9 | V | 1 |
| Storage Temperature | Ts |  | -65 |  | 150 | ${ }^{\circ} \mathrm{C}$ | 1 |
| Junction Temperature | Tj |  |  |  | 125 | ${ }^{\circ} \mathrm{C}$ | 1 |
| Input ESD protection | ESD prot | Human Body Model | 2500 |  |  | V | 1 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ Operation under these conditions is neither implied nor guaranteed.
${ }^{3}$ Not to exceed 4.6V.

## Electrical Characteristics-Clock Input Parameters

$\mathrm{TA}=\mathrm{T}_{\text {AMB }}$, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Crossover Voltage DIF_IN | $\mathrm{V}_{\text {cross }}$ | Cross Over Voltage | 150 |  | 900 | mV | 1 |
| Input Swing - DIF_IN | $\mathrm{V}_{\text {SWING }}$ | Differential value | 300 |  |  | mV | 1 |
| Input Slew Rate - DIF_IN | dv/dt | Measured differentially | 0.4 |  | 8 | $\mathrm{V} / \mathrm{ns}$ | 1,2 |
| Input Leakage Current | $\mathrm{I}_{\text {IN }}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\text {IN }}=\mathrm{GND}$ | -5 |  | 5 | uA |  |
| Input Duty Cycle | $\mathrm{d}_{\text {tin }}$ | Measurement from differential wavefrom | 45 |  | 55 | \% | 1 |
| Input Jitter - Cycle to Cycle | $J_{\text {DIFIn }}$ | Differential Measurement | 0 |  | 125 | ps | 1 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ Slew rate measured through $+/-75 \mathrm{mV}$ window centered around differential zero

## Electrical Characteristics-SMBus Parameters

$\mathrm{TA}=\mathrm{T}_{\text {AMB; }}$ Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SMBus Input Low Voltage | $\mathrm{V}_{\text {ILSMB }}$ | $\mathrm{V}_{\text {DDSMB }}=3.3 \mathrm{~V}$ |  |  | 0.8 | V |  |
| SMBus Input High Voltage | $\mathrm{V}_{\text {IHSMB }}$ | $\mathrm{V}_{\text {DDSMB }}=3.3 \mathrm{~V}$ | 2.1 |  | 3.6 | V |  |
| SMBus Output Low Voltage | $\mathrm{V}_{\text {OLSMB }}$ | @ IPULLUP |  |  | 0.4 | V |  |
| SMBus Sink Current | $\mathrm{I}_{\text {PULLUP }}$ | @ $\mathrm{V}_{\text {OL }}$ | 4 |  |  | mA |  |
| Nominal Bus Voltage | $\mathrm{V}_{\text {DDSMB }}$ |  | 2.7 |  | 3.6 | V |  |
| SCLK/SDATA Rise Time | $\mathrm{t}_{\text {RSMB }}$ | (Max VIL - 0.15) to (Min VIH + 0.15) |  |  | 1000 | ns | 1 |
| SCLK/SDATA Fall Time | $\mathrm{t}_{\text {FSMB }}$ | (Min VIH + 0.15) to (Max VIL - 0.15) |  |  | 300 | ns | 1 |
| SMBus Operating Frequency | $\mathrm{f}_{\text {SMB }}$ | SMBus operating frequency |  |  | 500 | kHz | 2,3 |

[^1]
## Electrical Characteristics-Input/Supply/Common Parameters-Normal Operating Conditions

$\mathrm{TA}=\mathrm{T}_{\text {AMB, }}$ Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | VDDx | Supply voltage for core and analog | 3.135 | 3.3 | 3.465 | V |  |
| Ambient Operating Temperature | $\mathrm{T}_{\text {AMB }}$ | Industrial range | -40 | 25 | 85 | ${ }^{\circ} \mathrm{C}$ |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | Single-ended inputs, except SMBus | $0.75 \mathrm{~V}_{\mathrm{DDx}}$ |  | $\mathrm{V}_{\mathrm{DDx}}+0.3$ | V |  |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ |  | -0.3 |  | $0.25 \mathrm{~V}_{\text {DDx }}$ | V |  |
| Input High Voltage | $\mathrm{V}_{\text {IHtri }}$ | Single-ended tri-level inputs ('_tri' suffix) | $0.75 \mathrm{~V}_{\mathrm{DDx}}$ |  | $V_{D D}+0.3$ | V |  |
| Input Mid Voltage | $\mathrm{V}_{\text {IM }}$ (tri |  | $0.4 \mathrm{~V}_{\mathrm{DDx}}$ | $0.5 \mathrm{~V}_{\text {DDx }}$ | $0.6 \mathrm{~V}_{\text {DDx }}$ | V |  |
| Input Low Voltage | $\mathrm{V}_{\text {ILtri }}$ |  | -0.3 |  | $0.25 \mathrm{~V}_{\mathrm{DDx}}$ | V |  |
|  | $\mathrm{I}_{\text {IN }}$ | Single-ended inputs, $\mathrm{V}_{\text {IN }}=\mathrm{GND}, \mathrm{V}_{\text {IN }}=\mathrm{VDD}$ | -5 |  | 5 | uA |  |
| Input Current | $\mathrm{I}_{\text {INP }}$ | Single-ended inputs <br> $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$; Inputs with internal pull-up resistors $\mathrm{V}_{\mathrm{IN}}=$ VDD; Inputs with internal pull-down resistors | -50 |  | 50 | uA |  |
| Input Frequency | FIN | Bypass mode | 1 |  | 200 | MHz | 2 |
|  |  | 100MHz PLL mode | 60 | 100.00 | 140 | MHz | 2 |
|  |  | 50 MHz PLL mode | 30 | 50.00 | 65 | MHz | 2 |
|  |  | 125MHz PLL mode | 75 | 125.00 | 175 | MHz | 2 |
| Pin Inductance | $\mathrm{L}_{\text {pin }}$ |  |  |  | 7 | nH | 1 |
| Capacitance | $\mathrm{C}_{\text {IN }}$ | Logic Inputs, except DIF_IN | 1.5 |  | 5 | pF | 1 |
|  | $\mathrm{C}_{\text {INDIF_IN }}$ | DIF_IN differential clock inputs | 1.5 |  | 2.7 | pF | 1 |
|  | Cout | Output pin capacitance |  |  | 6 | pF | 1 |
| Clk Stabilization | $\mathrm{T}_{\text {StAB }}$ | From $V_{D D}$ Power-Up and after input clock stabilization or de-assertion of PD\# to 1st clock |  |  | 1 | ms | 1,2 |
| Input SS Modulation Frequency PCle | $\mathrm{f}_{\text {MODINPCle }}$ | Allowable Frequency for PCle Applications (Triangular Modulation) | 30 |  | 33 | kHz |  |
| Input SS Modulation Frequency non-PCle | $\mathrm{f}_{\text {MODIN }}$ | Allowable Frequency for non-PCle Applications (Triangular Modulation) | 0 |  | 66 | kHz |  |
| OE\# Latency | $\mathrm{t}_{\text {Latoe\# }}$ | DIF start after OE\# assertion DIF stop after OE\# deassertion | 1 |  | 3 | clocks | 1,3 |
| Tdrive_PD\# | $\mathrm{t}_{\text {DRVPD }}$ | DIF output enable after PD\# de-assertion |  |  | 300 | us | 1,3 |
| Tfall | $\mathrm{t}_{\mathrm{F}}$ | Fall time of single-ended control inputs |  |  | 5 | ns | 2 |
| Trise | $\mathrm{t}_{\mathrm{R}}$ | Rise time of single-ended control inputs |  |  | 5 | ns | 2 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ Control input must be monotonic from $20 \%$ to $80 \%$ of input swing.
${ }^{3}$ Time from deassertion until outputs are $>200 \mathrm{mV}$

## Electrical Characteristics-DIF Low-Power HCSL Outputs

TA $=\mathrm{T}_{\text {AMB, }}$ Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Slew rate | dV/dt | Scope averaging on, fast setting | 2 | 2.8 | 4 | V/ns | 1,2,3 |
|  | dV/dt | Scope averaging on, slow setting | 1.2 | 1.9 | 3.1 | $\mathrm{V} / \mathrm{ns}$ | 1,2,3 |
| Slew rate matching | $\Delta \mathrm{dV} / \mathrm{dt}$ | Slew rate matching |  | 7 | 20 | \% | 1,2,4 |
| Voltage High | $\mathrm{V}_{\text {HIGH }}$ | Statistical measurement on single-ended signal using oscilloscope math function. (Scope averaging on) | 660 | 768 | 850 | mV | 7 |
| Voltage Low | $V_{\text {Low }}$ |  | -150 | -11 | 150 |  | 7 |
| Max Voltage | Vmax | Measurement on single ended signal using absolute value. (Scope averaging off) |  | 811 | 1150 | mV | 7 |
| Min Voltage | $V$ min |  | -300 | -49 |  |  | 7 |
| Crossing Voltage (abs) | Vcross_abs | Scope averaging off | 250 | 357 | 550 | mV | 1,5 |
| Crossing Voltage (var) | $\Delta$-Vcross | Scope averaging off |  | 14 | 140 | mV | 1,6 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ Measured from differential waveform
${ }^{3}$ Slew rate is measured through the Vswing voltage range centered around differential $0 V$. This results in $\mathrm{a}+/-150 \mathrm{mV}$ window around differential 0 V .
${ }^{4}$ Matching applies to rising edge rate for Clock and falling edge rate for Clock\#. It is measured using a $+/-75 \mathrm{mV}$ window centered on the average cross point where Clock rising meets Clock\# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.
${ }^{5}$ Vcross is defined as voltage where Clock = Clock\# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock\# falling).
${ }^{6}$ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting $\Delta$-Vcross to be smaller than Vcross absolute.
${ }^{7}$ At default SMBus settings.

## Electrical Characteristics-Current Consumption

TA $=\mathrm{T}_{\text {AMB }}$, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Supply Current | $\mathrm{I}_{\text {DDA }}$ | VDDA, PLL Mode @ 100MHz |  | 7 | 10 | mA |  |
|  | $\mathrm{I}_{\text {DDDIG }}$ | VDDDIG, PLL Mode @ 100MHz |  | 3.4 | 5 | mA |  |
|  | $\mathrm{I}_{\text {DDO+R }}$ | VDDO+VDDR, PLL Mode, All outputs @ 100MHz |  | 30.0 | 37 | mA |  |
| Powerdown Current | $\mathrm{I}_{\text {DDRPD }}$ | VDDA, CKPWRGD_PD\# = 0 |  | 0.6 | 1.0 | mA | 1 |
|  | $\mathrm{I}_{\text {DDDIGPD }}$ | VDDDIG, CKPWRGD_PD\# = 0 |  | 3.1 | 4.3 | mA | 1 |
|  | $\mathrm{I}_{\text {DDAOPD }}$ | VDDO+VDDR, CKPWRGD_PD\# = 0 |  | 0.9 | 1.3 | mA | 1 |

[^2]
## Electrical Characteristics-Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA $=\mathrm{T}_{\text {AMB }}$, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PLL Bandwidth | BW | -3dB point in High BW Mode ( 100 MHz ) | 2 | 3.3 | 4 | MHz | 1,5 |
|  |  | -3dB point in Low BW Mode ( 100 MHz ) | 1 | 1.5 | 2 | MHz | 1,5 |
| PLL Jitter Peaking | $\mathrm{t}_{\text {JPEAK }}$ | Peak Pass band Gain (100MHz) |  | 0.8 | 2 | dB | 1 |
| Duty Cycle | $\mathrm{t}_{\mathrm{DC}}$ | Measured differentially, PLL Mode | 45 | 50 | 55 | \% | 1 |
| Duty Cycle Distortion | $\mathrm{t}_{\mathrm{DCD}}$ | Measured differentially, Bypass Mode | -1 | 0.0 | 1 | \% | 1,3 |
| Skew, Input to Output | $\mathrm{t}_{\text {pdBYP }}$ | Bypass Mode, $\mathrm{V}_{\mathrm{T}}=50 \%$ | 2500 | 3406 | 4500 | ps | 1 |
|  | $\mathrm{t}_{\text {pdPLL }}$ | PLL Mode $\mathrm{V}_{\mathrm{T}}=50 \%$ | -100 | 8 | 100 | ps | 1,4 |
| Skew, Output to Output | $\mathrm{t}_{\text {sk3 }}$ | $\mathrm{V}_{\mathrm{T}}=50 \%$ |  | 21 | 55 | ps | 1,4 |
| Jitter, Cycle to cycle | $\mathrm{t}_{\text {jcyc-cyc }}$ | PLL mode |  | 15 | 50 | ps | 1,2 |
|  |  | Additive Jitter in Bypass Mode |  | 0.1 | 1 | ps | 1,2 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ Measured from differential waveform
${ }^{3}$ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.
${ }^{4}$ All outputs at default slew rate
${ }^{5}$ The MIN/TYP/MAX values of each BW setting track each other, i.e., Low BW MAX will never occur with Hi BW MIN.

## Electrical Characteristics-Filtered Phase Jitter Parameters - PCle Common Clocked (CC) Architectures

$\mathrm{T}_{\mathrm{AMB}}=$ over the specified operating range. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | INDUSTRY LIMIT | UNITS | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Phase Jitter, PLL Mode | $\mathrm{t}_{\text {jphPCleG1-CC }}$ | PCle Gen 1 |  | 23 | 32 | 86 | ps (p-p) | 1,2,3,5 |
|  | $\mathrm{t}_{\text {jphPCleG2-CC }}$ | $\begin{gathered} \text { PCle Gen } 2 \text { Lo Band } \\ 10 \mathrm{kHz}<\mathrm{f}<1.5 \mathrm{MHz} \\ \text { (PLL BW of } 5-16 \mathrm{MHz} \text { or } 8-5 \mathrm{MHz}, \mathrm{CDR}=5 \mathrm{MHz} \text { ) } \end{gathered}$ |  | 0.6 | 0.8 | 3 | $\begin{gathered} \mathrm{ps} \\ \text { (rms) } \end{gathered}$ | 1,2,5 |
|  |  | PCle Gen 2 High Band $1.5 \mathrm{MHz}<\mathrm{f}<$ Nyquist ( 50 MHz ) (PLL BW of $5-16 \mathrm{MHz}$ or $8-5 \mathrm{MHz}, \mathrm{CDR}=5 \mathrm{MHz}$ ) |  | 1.7 | 2.1 | 3.1 | $\begin{gathered} \mathrm{ps} \\ \text { (rms) } \end{gathered}$ | 1,2,5 |
|  | $\mathrm{t}_{\text {jphPCleG3-cc }}$ | $\begin{gathered} \text { PCle Gen 3 } \\ \text { (PLL BW of } 2-4 \mathrm{MHz} \text { or } 2-5 \mathrm{MHz}, \mathrm{CDR}=10 \mathrm{MHz}) \end{gathered}$ |  | 0.4 | 0.48 | 1 | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,2,5 |
|  | $\mathrm{t}_{\text {jphPCleG4-cC }}$ | $\begin{gathered} \text { PCle Gen } 4 \\ (\text { PLL BW of } 2-4 \mathrm{MHz} \text { or } 2-5 \mathrm{MHz}, \mathrm{CDR}=10 \mathrm{MHz}) \\ \hline \end{gathered}$ |  | 0.4 | 0.48 | 0.5 | $\begin{gathered} \mathrm{ps} \\ \text { (rms) } \\ \hline \end{gathered}$ | 1,2,5 |
| Additive Phase Jitter, Bypass mode | $\mathrm{t}_{\text {jphPCleG1-CC }}$ | PCle Gen 1 |  | 0.0 | 0.01 | n/a | $\begin{gathered} \mathrm{ps} \\ (\mathrm{p}-\mathrm{p}) \end{gathered}$ | 1,2,5 |
|  | $\mathrm{t}_{\text {jphPCleG2-CC }}$ | $\begin{aligned} & \text { PCle Gen } 2 \text { Lo Band } \\ & 10 \mathrm{kHz}<\mathrm{f}<1.5 \mathrm{MHz} \end{aligned}$ <br> (PLL BW of $5-16 \mathrm{MHz}$ or $8-5 \mathrm{MHz}, \mathrm{CDR}=5 \mathrm{MHz}$ ) |  | 0.0 | 0.01 |  | $\begin{gathered} \mathrm{ps} \\ \text { (rms) } \end{gathered}$ | 1,2,4,5 |
|  |  | PCle Gen 2 High Band 1.5 MHz < f < Nyquist ( 50 MHz ) (PLL BW of $5-16 \mathrm{MHz}$ or $8-5 \mathrm{MHz}, \mathrm{CDR}=5 \mathrm{MHz}$ ) |  | 0.0 | 0.01 |  | $\begin{gathered} \mathrm{ps} \\ \text { (rms) } \end{gathered}$ | 1,2,4,5 |
|  | $\mathrm{t}_{\text {jphPCleG3-cc }}$ | PCle Gen 3 <br> (PLL BW of $2-4 \mathrm{MHz}$ or $2-5 \mathrm{MHz}, C D R=10 \mathrm{MHz}$ ) |  | 0.0 | 0.01 |  | $\begin{gathered} \hline \mathrm{ps} \\ (\mathrm{~ms}) \end{gathered}$ | 1,2,4,5 |
|  | $\mathrm{t}_{\text {jphPCleG4-cc }}$ | PCle Gen 4 (PLL BW of $2-4 \mathrm{MHz}$ or $2-5 \mathrm{MHz}, \mathrm{CDR}=10 \mathrm{MHz}$ ) |  | 0.0 | 0.01 |  | $\begin{gathered} \mathrm{ps} \\ \text { (rms) } \\ \hline \end{gathered}$ | 1,2,4,5 |

[^3]
## Electrical Characteristics-Filtered Phase Jitter Parameters - PCle Separate Reference Independent Spread (SRIS) Architectures ${ }^{5}$

$\mathrm{T}_{\mathrm{AMB}}=$ over the specified operating range. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | INDUSTRY LIMIT | UNITS | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Phase Jitter, PLL Mode | $\mathrm{t}_{\text {jphPCleG2- }}$ <br> SRIS | PCle Gen 2 $($ PLL BW of $16 \mathrm{MHz}, \mathrm{CDR}=5 \mathrm{MHz})$ |  | 1.2 | 1.5 | 2 | $\begin{gathered} \mathrm{ps} \\ \text { (rms) } \end{gathered}$ | 1,2 |
|  | $\mathrm{t}_{\mathrm{jphPCleG} 3}$ - <br> SRIS | PCle Gen 3 <br> (PLL BW of $2-4 \mathrm{MHz}$ or $2-5 \mathrm{MHz}, C D R=10 \mathrm{MHz}$ ) | n/a |  |  | 0.5 | $\begin{gathered} \mathrm{ps} \\ \text { (rms) } \end{gathered}$ | 1,2,6 |
| Additive Phase Jitter, Bypass mode | $\mathrm{t}_{\text {jphPCleG2- }}$ <br> SRIS | PCle Gen 2 $($ PLL BW of $16 \mathrm{MHz}, \mathrm{CDR}=5 \mathrm{MHz})$ |  | 0.0 | 0.01 | n/a | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,2,4 |
|  | $\mathrm{t}_{\mathrm{jphPCleG3}}-$ SRIS | PCle Gen 3 <br> (PLL BW of $2-4 \mathrm{MHz}$ or $2-5 \mathrm{MHz}, \mathrm{CDR}=10 \mathrm{MHz}$ ) |  | 0.0 | 0.01 |  | $\begin{gathered} \mathrm{ps} \\ \text { (rms) } \end{gathered}$ | 1,2,4,6 |

${ }^{1}$ Applies to all outputs.
${ }^{2}$ Based on PCle Base Specification Rev3.1a. These filters are different than Common Clock filters. See http://www.pcisig.com for latest specifications.
${ }^{3}$ Sample size of at least 100 K cycles. This figures extrapolates to $108 \mathrm{ps} \mathrm{pk}-\mathrm{pk} @ 1 \mathrm{M}$ cycles for a BER of 1-12.
${ }^{4}$ For RMS values, additive jitter is calculated by solving the following equation for $b$ [ $a^{\wedge} 2+b^{\wedge} 2=c^{\wedge} 2$ ] where $a$ is rms input jitter and $c$ is rms total jitter.
${ }^{5}$ As of PCle Base Specification Rev4.0 draft 0.7, SRIS is not currently defined for Gen1 or Gen4.
${ }^{6}$ This device does not support PCle Gen3 SRIS in PLL mode. It supports PCle Gen3 SRIS in bypass mode.

## Electrical Characteristics-Unfiltered Phase Jitter Parameters

TA $=\mathrm{T}_{\text {AMB, }}$, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | INDUSTRY <br> LIMIT | UNITS | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Additive Phase Jitter, Fanout Mode | ${ }^{\text {jph } 156 \mathrm{M}}$ | $156.25 \mathrm{MHz}, 1.5 \mathrm{MHz}$ to $10 \mathrm{MHz},-20 \mathrm{~dB} /$ decade rollover $<1.5 \mathrm{MHz},-40 \mathrm{db} /$ decade rolloff $>10 \mathrm{MHz}$ |  | 159 |  | N/A | fs (rms) | 1,2,3 |
|  | $\mathrm{t}_{\text {jph } 156 \mathrm{M} 12 \mathrm{k}}$ <br> 20 | $156.25 \mathrm{MHz}, 12 \mathrm{kHz}$ to $20 \mathrm{MHz},-20 \mathrm{~dB} /$ decade rollover < 12 kHz , $-40 \mathrm{db} /$ decade rolloff $>20 \mathrm{MHz}$ |  | 363 |  | N/A | $\begin{gathered} \mathrm{fs} \\ (\mathrm{rms}) \end{gathered}$ | 1,2,3 |

[^4]
## General SMBus Serial Interface Information

## How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count =X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

| Index Block Write Operation |  |  |
| :---: | :---: | :---: |
| Controller (Host) |  | ve/Receiver) |
| T | starT bit |  |
| Slave Address |  |  |
| WR | WRite |  |
|  |  | ACK |
| Beginning Byte $=\mathrm{N}$ |  |  |
|  |  | ACK |
| Data Byte Count $=$ X |  |  |
|  |  | ACK |
| Beginning Byte N |  |  |
|  |  | ACK |
| 0 |  |  |
| 0 |  | 0 |
| 0 |  | 0 |
|  |  | 0 |
| Byte N + X - 1 |  |  |
|  |  | ACK |
| P | stoP bit |  |

Note: SMBus Address is Latched on SADR pin. Unless otherwise indicated, default values are for the xx 42 and $\mathrm{xx52}$. P2 devices are fully factory programmable.

## How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location $=\mathrm{N}$
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count $=X$
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte $\mathbf{X}$ (if $X_{(H)}$ was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

| Index Block Read Operation |  |  |  |
| :---: | :---: | :---: | :---: |
| Controller (Host) |  |  | IDT (Slave/Receiver) |
| T | starT bit |  |  |
| Slave Address |  |  |  |
| WR | WRite |  |  |
|  |  |  | ACK |
| Beginning Byte $=\mathrm{N}$ |  |  |  |
|  |  |  | ACK |
| RT | Repeat starT |  |  |
| Slave Address |  |  |  |
| RD | ReaD |  |  |
|  |  |  | ACK |
|  |  |  |  |
|  |  |  | Data Byte Count=X |
| ACK |  |  |  |
|  |  | $\stackrel{\otimes}{\infty}$ | Beginning Byte N |
| ACK |  |  |  |
|  |  |  | 0 |
|  | 0 |  | 0 |
| 0 |  |  | 0 |
| 0 |  |  |  |
|  |  |  | Byte N + X - 1 |
| N | Not acknowledge |  |  |
| P | stoP bit |  |  |

9DBL0442/9DBLO452 DATASHEET

SMBus Table: Output Enable Register ${ }^{1}$

| Byte 0 | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Reserved |  |  | See B11[1:0] |  | 0 |
| Bit 6 | DIF OE3 | Output Enable | RW |  | Pin Control | 1 |
| Bit 5 | Reserved |  |  |  |  | 0 |
| Bit 4 | DIF OE2 | Output Enable | RW |  | Pin Control | 1 |
| Bit 3 | DIF OE1 | Output Enable | RW |  | Pin Control | 1 |
| Bit 2 | Reserved |  |  |  |  | 0 |
| Bit 1 | DIF OE0 | Output Enable | RW |  | Pin Control | 1 |
| Bit 0 |  |  |  |  |  | 0 |

1. A low on these bits will overide the OE\# pin and force the differential output to the state indicated by B11[1:0] (Low/Low default)

SMBus Table: PLL Operating Mode and Output Amplitude Control Register

| Byte 1 | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | PLLMODERB1 | PLL Mode Readback Bit 1 | R | See PLL Operating Mode Table |  | Latch |
| Bit 6 | PLLMODERB0 | PLL Mode Readback Bit 0 | R |  |  | Latch |
| Bit 5 | PLLMODE_SWCNTRL | Enable SW control of PLL Mode | RW | Values in B1[7:6] set PLL Mode | $\begin{gathered} \hline \text { Values in B1[4:3] } \\ \text { set PLL Mode } \end{gathered}$ | 0 |
| Bit 4 | PLLMODE1 | PLL Mode Control Bit 1 | RW ${ }^{1}$ | See PLL Operating Mode Table |  | 0 |
| Bit 3 | PLLMODE0 | PLL Mode Control Bit 0 | RW ${ }^{1}$ |  |  | 0 |
| Bit 2 | Reserved |  |  |  |  | 1 |
| Bit 1 | AMPLITUDE 1 | Controls Output Amplitude | RW | $00=0.6 \mathrm{~V}$ | 01= 0.68 V | 1 |
| Bit 0 | AMPLITUDE 0 |  | RW | $10=0.75 \mathrm{~V}$ | $11=0.85 \mathrm{~V}$ | 0 |

1. B1[5] must be set to a 1 for these bits to have any effect on the part.

SMBus Table: Slew Rate Control Register

| Byte 2 | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Reserved |  |  |  |  | 1 |
| Bit 6 | SLEWRATESEL DIF3 | Slew rate selection | RW | Slow Setting | Fast Setting | 1 |
| Bit 5 | Reserved |  |  |  |  | 1 |
| Bit 4 | SLEWRATESEL DIF2 | Slew rate selection | RW | Slow Setting | Fast Setting | 1 |
| Bit 3 | SLEWRATESEL DIF1 | Slew rate selection | RW | Slow Setting | Fast Setting | 1 |
| Bit 2 | Reserved |  |  |  |  | 1 |
| Bit 1 | SLEWRATESEL DIF0 | Slew rate selection | RW | Slow Setting | Fast Setting | 1 |
| Bit 0 | Reserved |  |  |  |  | 1 |

Note: See "Low-Power HCSL Outputs" table for slew rates.
SMBus Table: Slew Rate Control Register

| Byte 3 | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Reserved |  |  |  |  | 1 |
| Bit 6 | Reserved |  |  |  |  | 1 |
| Bit 5 | FREQ_SEL_EN | Enable SW selection of frequency | RW | SW frequency change disabled | SW frequency change enabled | 0 |
| Bit 4 | FSEL1 | Freq. Select Bit 1 | RW ${ }^{1}$ | $\begin{gathered} 00=100 \mathrm{M}, 10=125 \mathrm{M} \\ 01=50 \mathrm{M}, 11=\text { Reserved } \end{gathered}$ |  | 0 |
| Bit 3 | FSELO | Freq. Select Bit 0 | RW ${ }^{1}$ |  |  | 0 |
| Bit 2 | Reserved |  |  |  |  | 1 |
| Bit 1 | Reserved |  |  |  |  | 1 |
| Bit 0 | SLEWRATESEL FB | Adjust Slew Rate of FB | RW | Slow Setting | Fast Setting | 1 |

1. B3[5] must be set to a 1 for these bits to have any effect on the part.

## Byte 4 is Reserved

SMBus Table: Revision and Vendor ID Register

| Byte 5 | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | RID3 | Revision ID | R | $B \mathrm{rev}=0000$ |  | 0 |
| Bit 6 | RID2 |  | R |  |  | 0 |
| Bit 5 | RID1 |  | R |  |  | 0 |
| Bit 4 | RID0 |  | R |  |  | 1 |
| Bit 3 | VID3 | VENDOR ID | R | 0001 = IDT |  | 0 |
| Bit 2 | VID2 |  | R |  |  | 0 |
| Bit 1 | VID1 |  | R |  |  | 0 |
| Bit 0 | VID0 |  | R |  |  | 1 |

SMBus Table: Device Type/Device ID

| Byte 6 | Name | Control Function | Type | 0 0 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Device Type1 | Device Type | RW | $\begin{gathered} 00=\text { FGx, } 01=\mathrm{DBx} \text { ZDB/FOB, } \\ 10=\mathrm{DMx}, 11=\mathrm{DBx} \text { FOB } \end{gathered}$ | 0 |
| Bit 6 | Device Type0 |  | RW |  | 1 |
| Bit 5 | Device ID5 | Device ID | RW | 000110binary or 04 hex | 0 |
| Bit 4 | Device ID4 |  | RW |  | 0 |
| Bit 3 | Device ID3 |  | RW |  | 0 |
| Bit 2 | Device ID2 |  | RW |  | 1 |
| Bit 1 | Device ID1 |  | RW |  | 0 |
| Bit 0 | Device ID0 |  | RW |  | 0 |

## SMBus Table: Byte Count Register

| Byte 7 | Name | Control Function | Type | 0 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Reserved |  |  |  | 0 |
| Bit 6 | Reserved |  |  |  | 0 |
| Bit 5 | Reserved |  |  |  | 0 |
| Bit 4 | BC4 | Byte Count Programming | RW | Writing to this register will configure how many bytes will be read back, default is $=8$ bytes. | 0 |
| Bit 3 | BC3 |  | RW |  | 1 |
| Bit 2 | BC2 |  | RW |  | 0 |
| Bit 1 | BC1 |  | RW |  | 0 |
| Bit 0 | BC0 |  | RW |  | 0 |

## Bytes 8 and 9 are Reserved

SMBus Table: PD_Restore

| Byte 10 | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Reserved |  |  |  |  | 1 |
| Bit 6 | Power-Down (PD) Restore | Restore Default Config. In PD | RW | Clear Config in PD | Keep Config in PD | 1 |
| Bit 5 | Reserved |  |  |  |  | 0 |
| Bit 4 | Reserved |  |  |  |  | 0 |
| Bit 3 | Reserved |  |  |  |  | 0 |
| Bit 2 | Reserved |  |  |  |  | 0 |
| Bit 1 | Reserved |  |  |  |  | 0 |
| Bit 0 | Reserved |  |  |  |  | 0 |

9DBL0442/9DBLO452 DATASHEET

SMBus Table: Stop State and Impedance Control

| Byte 11 | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | FB_imp[1] | FB Zout | RW | 00=33 ${ }^{\text {DIF Zout }}$ | 10=100 ${ }^{\text {D DIF Zout }}$ | see Note |
| Bit 6 | FB_imp[0] | FB Zout | RW | 01=85 ${ }^{\text {DIF Zout }}$ | 11 = Reserved | see Note |
| Bit 5 |  | Reserved |  |  |  | 0 |
| Bit 4 |  | Reserved |  |  |  | 0 |
| Bit 3 |  | Reserved |  |  |  | 0 |
| Bit 2 | Reserved |  |  |  |  | 0 |
| Bit 1 | STP[1] | True/Complement DIF Output Disable State | RW | 00 = Low/Low | 10 = High/Low | 0 |
| Bit 0 | STP[0] |  | RW | 01 = HiZ/HiZ | 11 = Low/High | 0 |

Note: xx42 = 10, xx52 = 01, P2 = factory programmable.

SMBus Table: Impedance Control

| Byte 12 | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | DIF1_imp[1] | DIF3 Zout | RW | 00=33 ${ }^{\text {DIF Zout }}$ | 10=100 ${ }^{\text {DIF Zout }}$ | see Note |
| Bit 6 | DIF1_imp[0] |  | RW | 01=85 S DIF Zout | 11 = Reserved |  |
| Bit 5 | Reserved |  |  |  |  |  |
| Bit 4 | Reserved |  |  |  |  |  |
| Bit 3 | DIF0_imp[1] | DIF1 Zout | RW | 00=33 ${ }^{\text {DIF Zout }}$ | 10=100 2 DIF Zout |  |
| Bit 2 | DIF1_imp[0] |  | RW | 01=85 ${ }^{\text {DIF Zout }}$ | 11 = Reserved |  |
| Bit 1 | Reserved |  |  |  |  |  |
| Bit 0 | Reserved |  |  |  |  |  |

Note: xx42 = 10, xx52 = 01, P2 = factory programmable.
SMBus Table: Impedance Control

| Byte 13 | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Reserved |  |  |  |  | see Note |
| Bit 6 | Reserved |  |  |  |  |  |
| Bit 5 | DIF3_imp[1] | DIF6 Zout | RW | 00=33s DIF Zout | 10=100 ${ }_{\zeta}$ DIF Zout |  |
| Bit 4 | DIF3_imp[0] | DIF6 Zout | RW | 01=85¢ DIF Zout | 11 = Reserved |  |
| Bit 3 | Reserved |  |  |  |  |  |
| Bit 2 | Reserved |  |  |  |  |  |
| Bit 1 | DIF2_imp[1] | DIF4 Zout | RW | 00=33s DIF Zout | 10=100 ${ }_{\text {S }}$ DIF Zout |  |
| Bit 0 | DIF2_imp[0] | DIF4 Zout | RW | 01=85¢ DIF Zout | 11 = Reserved |  |

Note: xx42 = 10, xx52 = 01, P2 = factory programmable.

SMBus Table: Pull-up Pull-down Control

| Byte 14 | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | OE1_pu/pd[1] | OE3 Pull-up(PuP)/ | RW | 00=None | 10=Pup | 0 |
| Bit 6 | OE1_pu/pd[0] | Pull-down(Pdwn) control | RW | 01=Pdwn | 11 = Pup+Pdwn | 1 |
| Bit 5 | Reserved |  |  |  |  | 0 |
| Bit 4 | Reserved |  |  |  |  | 1 |
| Bit 3 | OE0_pu/pd[1] | $\begin{gathered} \text { OE1 Pull-up(PuP)/ } \\ \text { Pull-down(Pdwn) control } \end{gathered}$ | RW | 00=None | 10=Pup | 0 |
| Bit 2 | OE0_pu/pd[0] |  | RW | 01=Pdwn | 11 = Pup+Pdwn | 1 |
| Bit 1 | Reserved |  |  |  |  | 0 |
| Bit 0 | Reserved |  |  |  |  | 1 |

Note: xx42 = 10, xx52 = 01, P2 = factory programmable.

SMBus Table: Pull-up Pull-down Control

| Byte 15 | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Reserved |  |  |  |  | 0 |
| Bit 6 | Reserved |  |  |  |  | 1 |
| Bit 5 | OE3_pu/pd[1] | OE6 Pull-up(PuP)/ Pull-down(Pdwn) control | RW | 00=None | 10=Pup | 0 |
| Bit 4 | OE3_pu/pd[0] |  | RW | 01=Pdwn | 11 = Pup+Pdwn | 1 |
| Bit 3 | Reserved |  |  |  |  | 0 |
| Bit 2 | Reserved |  |  |  |  | 1 |
| Bit 1 | OE2_pu/pd[1] | $\begin{gathered} \text { OE4 Pull-up(PuP)/ } \\ \text { Pull-down(Pdwn) control } \end{gathered}$ | RW | 00=None | 10=Pup | 0 |
| Bit 0 | OE2_pu/pd[0] |  | RW | 01=Pdwn | 11 = Pup+Pdwn | 1 |

SMBus Table: Pull-up Pull-down Control

| Byte 16 | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Reserved |  |  |  |  | X |
| Bit 6 | Reserved |  |  |  |  | X |
| Bit 5 | Reserved |  |  |  |  | X |
| Bit 4 | Reserved |  |  |  |  | X |
| Bit 3 | HIBW_BYPM_LOBWpu/pd[1] | HIBW_BYPM_LOBW Pull-up(PuP)/ Pull-down(Pdwn) control | RW | 00=None | 10=Pup | 1 |
| Bit 2 | HIBW_BYPM_LOBWpu/pd[0] |  | RW | 01=Pdwn | 11 = Pup+Pdwn | 1 |
| Bit 1 | CKPWRGD_PD_pu/pd[1] | CKPWRGD_PD Pull-up(PuP)/ <br> Pull-down(Pdwn) control | RW | 00=None | 10=Pup | 1 |
| Bit 0 | CKPWRGD_PD_pu/pd[0] |  | RW | 01=Pdwn | 11 = Pup+Pdwn | 0 |

Note: xx42 = 10, xx52 = 01, P2 = factory programmable.

## Bytes 17 is Reserved

SMBus Table: Polarity Control

| Byte 18 | Name | Control Function | Type | $\mathbf{0}$ | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | OEserved | 0 |  |  |  |  |
| Bit 6 | OElarity | Sets OE6 polarity | RW | Enabled when Low | Enabled when High | 0 |
| Bit 5 | Reserved |  |  |  |  |  |
| Bit 4 | OE2_polarity | Sets OE4 polarity | RW | Enabled when Low | Enabled when High | 0 |
| Bit 3 | OE1_polarity | Sets OE3 polarity | RW | Enabled when Low | Enabled when High | 0 |
| Bit 2 | Reserved | 0 |  |  |  |  |
| Bit 1 | OE0_polarity | Sets OE1 polarity | RW | Enabled when Low | Enabled when High | 0 |
| Bit 0 | Reserved | 0 |  |  |  |  |

SMBus Table: Polarity Control

| Byte 19 | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Reserved |  |  |  |  | 0 |
| Bit 6 | Reserved |  |  |  |  | 0 |
| Bit 5 | Reserved |  |  |  |  | 0 |
| Bit 4 | Reserved |  |  |  |  | 0 |
| Bit 3 | Reserved |  |  |  |  | 0 |
| Bit 2 | Reserved |  |  |  |  | 0 |
| Bit 1 | Reserved |  |  |  |  | 0 |
| Bit 0 | CKPWRGD_PD | Determines CKPWRGD_PD polarity | RW | Power Down when Low | Power Down when High | 0 |

## Marking Diagrams



Notes:

1. "LOT" is the lot sequence number.
2. "COO" denotes country of origin.
3. "YYWW" is the last two digits of the year and week that the part was assembled.
4. Line 2: truncated part number
5. "I" denotes industrial temperature range device.

## Thermal Characteristics

| PARAMETER | SYMBOL | CONDITIONS | PKG | TYP VALUE | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Thermal Resistance | $\theta_{J C}$ | Junction to Case | NLG32 | 42 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1 |
|  | $\theta_{\mathrm{Jb}}$ | Junction to Base |  | 2.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1 |
|  | $\theta_{\text {JAO }}$ | Junction to Air, still air |  | 39 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1 |
|  | $\theta_{\mathrm{JA} 1}$ | Junction to Air, $1 \mathrm{~m} / \mathrm{s}$ air flow |  | 33 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1 |
|  | $\theta_{\text {JA3 }}$ | Junction to Air, $3 \mathrm{~m} / \mathrm{s}$ air flow |  | 28 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1 |
|  | $\theta_{\text {JA5 }}$ | Junction to Air, $5 \mathrm{~m} / \mathrm{s}$ air flow |  | 27 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1 |

[^5]
## Package Outline and Dimensions (NLG32)



## Package Outline and Dimensions (NLG32), cont.



## Ordering Information

| Part / Order Number | Notes | Shipping Packaging | Package | Temperature |
| :---: | :---: | :---: | :---: | :---: |
| 9DBL0442BKILF | 100 | Trays | 32-pin VFQFPN | -40 to $+85^{\circ} \mathrm{C}$ |
| 9DBL0442BKILFT |  | Tape and Reel | 32-pin VFQFPN | -40 to $+85^{\circ} \mathrm{C}$ |
| 9DBL0452BKILF | $85 \Omega$ | Trays | 32-pin VFQFPN | -40 to $+85^{\circ} \mathrm{C}$ |
| 9DBL0452BKILFT |  | Tape and Reel | 32-pin VFQFPN | -40 to $+85^{\circ} \mathrm{C}$ |
| 9DBL04P2BxxxKILF | Factory configurable. Contact IDT for addtional information. | Trays | 32-pin VFQFPN | -40 to $+85^{\circ} \mathrm{C}$ |
| 9DBL04P2BxxxKILFT |  | Tape and Reel | 32-pin VFQFPN | -40 to $+85^{\circ} \mathrm{C}$ |

"LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.
" B " is the device revision designator (will not correlate with the datasheet revision).
" $x x x$ " is a unique factory assigned number to identify a particular default configuration.

## Revision History

| Rev. | Initiator | Issue Date | Description | Page \# |
| :---: | :---: | :---: | :--- | :---: |
| A | RDW | $5 / 31 / 2016$ | 1. Add PCle G1-4 Common Clock and PCle SRIS to electrical tables <br> 2. Update Electrical Tables to final <br> 3. Changed '1' value in Byte 0 to indicate "Pin Control" <br> 4. Stylistic update to block diagram <br> 5. Minor updates to SMBus registers 0 and 1 for Readability <br> 6. Front page text update for family consistency. <br> 7. Removed '000' code from ordering information, updated table. <br> 8. Minor corrections to Byte 1 [1:0] and Byte 11 [1:0] | Various |
| B | RDW | $6 / 14 / 2016$ | 1. Electrical Table and SMBus Updates/Corrections <br> 2. Release to final. | Various |
| C | RDW | $6 / 21 / 2016$ | 1. Updated ESD from 2000V to 2500V | 5 |
| D | RDW | $11 / 11 / 2016$ | 1. Corrected pin 32 to indicate an internal pull down resistor, not a pull up <br> resistor. | 2,3 |
| E | RDW | $2 / 8 / 2017$ | Renamed datasheet to 9DBL0442 / 9DBL0452 | Various |
| F | RDW | $2 / 22 / 2017$ | Replaced POD drawing from P3 [3.10 EPAD] to P1 [3.15 EPAD] option. | 16,17 |

## Corporate Headquarters

6024 Silver Creek Valley Road

Sales
1-800-345-7015 or 408-284-8200
Fax: 408-284-2775
www.IDT.com/go/sales

Tech Support
www.idt.com/go/support



 document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.
 expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.
 names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2017 Integrated Device Technology, Inc.. All rights reserved.


[^0]:    Note: Resistors default to internal on xx42/xx52 devices. P2 devices have programmable default impedances on an output-by-output basis.

[^1]:    ${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
    2. The device must be powered up for the SMBus to function.
    3. The differential input clock must be running for the SMBus to be active

[^2]:    ${ }^{1}$ Input clock stopped.

[^3]:    ${ }^{1}$ Applies to all outputs.
    ${ }^{2}$ Based on PCle Base Specification Rev4.0 version 0.7draft. See http://www.pcisig.com for latest specifications.
    ${ }^{3}$ Sample size of at least 100 K cycles. This figures extrapolates to $108 \mathrm{ps} \mathrm{pk}-\mathrm{pk} @ 1 \mathrm{M}$ cycles for a BER of 1-12.
    ${ }^{4}$ For RMS values additive jitter is calculated by solving the following equation for $b$ [ $a^{\wedge} 2+b^{\wedge} 2=c^{\wedge} 2$ ] where $a$ is rms input jitter and $c$ is rms total jitter.
    ${ }^{5}$ Driven by 9FGL0841 or equivalent

[^4]:    ${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
    ${ }^{2}$ Driven by Rohde\&Schartz SMA100
    ${ }^{3}$ For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter) ${ }^{\wedge} 2$ - (input jitter)^2]

[^5]:    ${ }^{1}$ ePad soldered to board

